CVDP

Verilog RTL design and verification

517Public tasks
61.6%Highest score

The CVDP leaderboard

517 RTL design and verification problems from real hardware workflows — spec-to-RTL, code completion and modification, module reuse, debugging, testbench generation, and RTL/testbench comprehension Q&A.

APEX NEWSLETTER

The latest on frontier AI performance, straight to your inbox.

New benchmarks, leaderboard shifts, and research from the APEX team.

By subscribing you agree to receive updates from Mercor.
Unsubscribe anytime.